This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
dev:dg_in_a_box:diary [2017/12/19 21:22] – deva | dev:dg_in_a_box:diary [2018/04/17 21:08] (current) – [2018-04-17] suhr | ||
---|---|---|---|
Line 1: | Line 1: | ||
======Diary====== | ======Diary====== | ||
+ | |||
+ | Future: | ||
+ | |||
+ | * http:// | ||
+ | * https:// | ||
+ | * http:// | ||
+ | * BCM SPI driver for userspace SPI (faster than spidev): [[https:// | ||
+ | * Raspberry Pi SPI speed table: [[https:// | ||
+ | * https:// | ||
+ | * Kicad with Spice integration: | ||
+ | |||
+ | =====2018-04-17===== | ||
+ | |||
+ | We made initial schematic in kicad. | ||
+ | |||
+ | Next define electric bla bla in pcm3168A component. Make sure that every pins are connected to something (mark unused as unused). Continue until electrical rule check is passed. | ||
+ | |||
+ | When this is done figure out how to make PCB. | ||
+ | |||
+ | =====2018-02-27===== | ||
+ | We (re)started working with kicad to define the PCM and FPGA chips. | ||
+ | |||
+ | Information about the component library file format: | ||
+ | http:// | ||
+ | |||
+ | We are considering using the iCE40 Ultra (iCE5LP4K) instead of the iCE40HX8K. | ||
+ | =====2018-01-23===== | ||
+ | Somewthing about blocking and non-blocking assignment in verilog: | ||
+ | |||
+ | * https:// | ||
+ | |||
+ | Today we decided that Verilog sucks and added vhd2vl to toolchain. | ||
+ | |||
+ | Next time we will implement shiftregister in vhdl. | ||
+ | =====2018-01-16===== | ||
+ | Today we got two FPGAs working together as a serial coupled shift register. (The working code has been committed to git.) | ||
+ | |||
+ | Next time we will double the clock rate output from the first to the second. | ||
+ | |||
+ | {{: | ||
+ | =====2017-12-26===== | ||
+ | Today we got it working. Now we have a working shiftregister. | ||
+ | We tried to serial couple another fpga, but couldn' | ||
+ | |||
+ | Next we want to use the second fpga to emulate the CODECs and the channel reset mechanism. Maybe also try to make the shift register as a module so we can ' | ||
+ | |||
=====2017-12-19===== | =====2017-12-19===== | ||
Today we had the fpga tool-chain working. Next time Jonas will bring his PSU... | Today we had the fpga tool-chain working. Next time Jonas will bring his PSU... |